DERWENT-ACC-NO:

2003-742114

DERWENT-WEEK:

200370

COPYRIGHT 2005 DERWENT INFORMATION LTD

TITLE:

Ball grid array type stacked package

INVENTOR: KIM, H S; KIM, J H; KIM, S J

PATENT-ASSIGNEE: SAMSUNG ELECTRONICS CO LTD[SMSU]

PRIORITY-DATA: 2001KR-0077883 (December 10, 2001)

PATENT-FAMILY:

PUB-NO PUB-DATE LANGUAGE

PAGES MAIN-IPC

KR 2003047403 A June 18, 2003 N/A

001 H01L 023/12

APPLICATION-DATA:

PUB-NO APPL-DESCRIPTOR APPL-NO

APPL-DATE

KR2003047403A N/A 2001KR-0077883

December 10, 2001

INT-CL (IPC): H01L023/12

ABSTRACTED-PUB-NO: KR2003047403A

BASIC-ABSTRACT:

NOVELTY - A ball grid array type stacked package is provided to be capable of

increasing the number of pins by arranging solder balls on the bottommost

surface of the stacked package as an outer connection terminal.

DETAILED DESCRIPTION - Semiconductor chips(21,41) having a plurality of bonding

pads (27a, 47a) are mounted on <u>substrates</u> (25, 45), respectively. At this time,

the <u>substrates</u> include metal lines(27,28,47,48). Protruded leads(31,51) are

attached to the metal lines (27,47) at the edge portions of the substrates.

Bonding wires (33,53) are electrically connected between the semiconductor chips

3/29/05, EAST Version: 2.0.1.4

and the leads. The upper portions of the resultant structures are enclosed by

molding parts(35,55). At this time, a plurality of unit semiconductor chip

packages (20,40) are completely formed. Then, a ball grid array type stacked

package(10) is formed by stacking one unit semiconductor chip
package(20) on

the other unit semiconductor chip package(40) by attaching between leads(31,51). A plurality of solder balls(57) are formed and attached on the

rear surface of the substrate (45).

CHOSEN-DRAWING: Dwg.1/10

TITLE-TERMS: BALL GRID ARRAY TYPE STACK PACKAGE

DERWENT-CLASS: U11 V04

EPI-CODES: U11-D03; V04-R04A;

3/29/05, EAST Version: 2.0.1.4

